
In re Patent Application of: Gururaj M. Katti et al.
Title: OPTIMIZING CRITICAL SECTION MICROBLOCKS BY CONTROLLING THREAD EXECUTION

Docket No.: Intel-005PUS

Sheet 1 of 12




In re Patent Application of: Gururaj M. Katti et al.

Title: OPTIMIZING CRITICAL SECTION MICROBLOCKS BY

CONTROLLING THREAD EXECUTION

Docket No.: Intel-005PUS


Sheet 2 of 12



CONTROLLING THREAD EXECUTION

Docket No.: Intel-005PUS

Sheet 3 of 12



In re Patent Application of: Gururaj M. Katti et al.

Title: OPTIMIZING CRITICAL SECTION MICROBLOCKS BY CONTROLLING THREAD EXECUTION

Docket No.: Intel-005PUS

Sheet 4 of 12






FIG. 4




FIG. 5

CONTROLLING THREAD EXECUTION

Docket No.: Intel-005PUS

Sheet 5 of 12

£ 126

Latency in terms of instructions			Usage Latency Comments
Vrite	Read	Usage	Comments
	2	8	The same ME will be signaled 8 cycles after the CSR write.

122

FIG. 6

```
Title: OPTIMIZING CRITICAL SECTION MICROBLOCKS BY
       CONTROLLING THREAD EXECUTION
Docket No.: Intel-005PUS
Sheet 6 of 12
                                                                             ¥ 130
wred()
{
               if (ctx () = 0)
               //Wait for signal from previous ME and thread 7
               wait_for_all (&next_thread_signal, &wred_next_me_sig);
                      cam_clear();
               }
               else
               {
                      wait for all (&next thread_signal);
               }
               ......
               // WRED packet processing
               ......
               signal_next_thread () // Instruction 1 - 134
               // There is a minimum of 3 cycles delay between instruction 1 and instruction 2
               // to allow the signal to propagate and to ensure thread execution sequence.
               // Wait for previous thread signal
               wait_for_sig (&sig); // Instruction 2 - 13L
               if (ctx() = 7)
                      // Signal 11Cxt 19E
                       cap_fast_write (wred_me_sig_csr, csr_interthread_sig);
               else
                {
                       // The thread gives up the context voluntarily at this point to ensure that
                       // thread 7 gets control as early as possible. If no context swap occurs
                       // here the thread would continue to execute non-critical section code or
                                next microblock, thereby delaying thread 7 getting the control.
                       ctx .arb (voluntary);
                }
                                                      - 140
               // Critical section processing ends
               // Non-critical section code or code for next microblock begins
 }
```


ті то т атеті тррпсацоп от: Опгигај ім. Капт ет ат.

In re Patent Application of: Gururaj M. Katti et al.

Title: OPTIMIZING CRITICAL SECTION MICROBLOCKS BY CONTROLLING THREAD EXECUTION

Docket No.: Intel-005PUS

Sheet 7 of 12




m re ratem Application of: Gururaj M. Katti et al.

Title: OPTIMIZING CRITICAL SECTION MICROBLOCKS BY

CONTROLLING THREAD EXECUTION

Docket No.: Intel-005PUS

Sheet 8 of 12




F16. 9

CONTROLLING THREAD EXECUTION

Docket No.: Intel-005PUS

Sheet 9 of 12



CONTROLLING THREAD EXECUTION

Docket No.: Intel-005PUS

Sheet 10 of 12




FIG. 110

In re Patent Application of: Gururaj M. Katti et al.

Title: OPTIMIZING CRITICAL SECTION MICROBLOCKS BY

CONTROLLING THREAD EXECUTION

Sheet 11 of 12

Docket No.: Intel-005PUS





FIG. 12A



PIG. 12B

In re Patent Application of: Gururaj M. Katti et al.
Title: OPTIMIZING CRITICAL SECTION MICROBLOCKS BY
CONTROLLING THREAD EXECUTION
Docket No.: Intel-005PUS

Sheet 12 of 12

